An opensource domain specific language embedded in OCaml for designing and testing
register transfer level hardware designs.
The HardCaml library provides an API roughly consistent with the structural subset
of VHDL and Verilog.
OCaml provides the features to make hardware designs generic. Along the lines of
parameters and generate statements in VHDL or Verilog but much, much more powerful.
Get it on Github or through